View ISL5422710_4886455.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

High-Speed USB 2.0 (480Mbps) DPST Switch with Overvoltage Protection (OVP) and Dedicated Charger Port Detection
ISL54227
The Intersil ISL54227 is a single supply, dual SPST (Single Pole/Single Throw) switch that is configured as a DPST. It can operate from a single 2.7V to 5.25V supply. The part was designed for switching or isolating a USB high-speed source or a USB high-speed and full-speed source in portable battery powered products. The 3.5 SPST switches were specifically designed to pass USB full speed and USB high speed data signals. They have high bandwidth and low capacitance to pass USB high speed data signals with minimal distortion.The device has two logic control input pins (OE and LP) to control the SPST switches. The ISL54227 has OVP detection circuitry on the COM pins to open the SPST switches when the voltage at these pins exceeds 3.8V or goes negative by -0.45V. It isolates fault voltages up to +5.25V or down to -5V from getting passed to the other side of the switch, thereby protecting the USB down-stream transceiver. It has an alarm indicator output pin (ALM) to indicate when the part is in the overvoltage condition. The part has an interrupt (INT) output pin to indicate a 1 to 1 (high/high) state on the COM lines to inform the processor when entering a dedicated charging port mode of operation. The ISL54227 is available in 10 Ld 1.8mmx1.4mm TQFN and 10 Ld 3mmx3mm TDFN packages. It operates over a temperature range of -40 to +85C.
ISL54227
Features
* High-Speed (480Mbps) and Full-Speed (12Mbps) Signaling Capability per USB 2.0 * 1.8V Logic Compatible (2.7V to +3.6V supply) * Alarm Overvoltage Indicator Output * Charger Interrupt Indicator Output * Low Power State * Power OFF Protection * COM Pins Overvoltage Detection and Protection for +5.25V and -5V Fault Voltages * -3dB Frequency . . . . . . . . . . . . . . . . . . . . 790MHz * Low ON Capacitance @ 240MHz . . . . . . . . . . . . 2pF * Low ON-Resistance . . . . . . . . . . . . . . . . . . . . 3.5 * Single Supply Operation (VDD) . . . . . 2.7V to 5.25V * Available in TQFN and TDFN Packages * Pb-Free (RoHS Compliant) * Compliant with USB 2.0 Short Circuit and Overvoltage Requirements without Additional External Components
Applications*(see page 16)
* MP3 and other Personal Media Players * Cellular/Mobile Phones, PDA's * Digital Cameras and Camcorders * USB Switching
Typical Application
3.3V 500 INT ALM VBUS DCOMOVP D+ GND COM+ ISL54227 GND D+ LOGIC CONTROL LP OE DUSB HIGH-SPEED TRANSCEIVER P
USB 2.0 HS Eye Pattern with Switches in the Signal Path
VOLTAGE SCALE (0.1V/DIV)
VDD
USB CONNECTOR
TIME SCALE (0.2ns/DIV)
July 2, 2010 FN7593.0
1
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2010. All Rights Reserved All other trademarks mentioned are the property of their respective owners.
ISL54227
Pin Configurations
ISL54227 (10 LD 1.8X1.4 TQFN) TOP VIEW
ALM 7 D6 INT 1 OE VDD 8 9 LOGIC OVP 5 COM4 3 GND COM+ LP 2 D+ 3 COM+ 4 GND 5 1 LP 2 D+ OVP 4M LOGIC 4M PD 10 VDD 9 OE 8 ALM 7 D6 COM-
ISL54227 (10 LD 3X3 TDFN) TOP VIEW
INT 10
4M 4M
NOTE: 1. Switches Shown for OE = "0".
Pin Descriptions
PIN TQFN TDFN NAME 1 2 3 4 5 6 7 8 9 10 2 3 4 5 6 7 8 9 10 1 PD LP D+ DESCRIPTION Low Power Input USB Data Port
Truth Table
INPUT SIGNAL AT COM PINS 0V to 3.6V 0V to 3.6V 0V to 3.6V Overvoltage Range 3.65V to 5.25V -0.29V to -5V COM Pins Tied Together COM Pins Tied Together LP 0 0 1 0 D-, OE D+ 0 1 0 1 INT OUTPUT ALM High High High Low STATE Normal Normal Low Power OVP
OFF High ON High
COM+ USB Data Port GND Ground Connection
OFF High OFF High
COM- USB Data Port DALM OE VDD INT PD USB Data Port OTV ALARM Interrupt Output Switch Enable Power Supply Charger Mode Interrupt Output Thermal Pad. Tie to Ground or Float
0 1
0 0
OFF OFF
Low Low
High High
Charger Port (CP) Charger Port (Low Power)
Logic "0" when 0.5V, Logic "1" when 1.4V with a 2.7V to 3.6V Supply.
TABLE 1. OVP TRIP POINT VOLTAGE SYSTEM VOLTAGE CONDITIONS CODEC SUPPLY 2.7V to 3.3V 2.7V to 3.3V SWITCH SUPPLY (VDD) 2.7V to 5.25V 2.7V to 5.25V COMs SHORTED TO VBUS -5V PROTECTED Yes Yes TRIP POINT MIN 3.62V -0.6V MAX 3.95V -0.29V
2
FN7593.0 July 2, 2010
ISL54227
Ordering Information
PART NUMBER (Note 5) ISL54227IRUZ-T (Notes 2, 4) PART MARKING U1 TEMP. RANGE (C) -40 to +85 -40 to +85 -40 to +85 -40 to +85 PACKAGE (Pb-Free) 10 Ld 1.8 x 1.4mm TQFN (Tape and Reel) 10 Ld 1.8 x 1.4mm TQFN (Tape and Reel) 10 Ld 3x3 TDFN 10 Ld 3x3 TDFN (Tape and Reel) PKG. DWG. # L10.1.8x1.4A L10.1.8x1.4A L10.3x3A L10.3x3A
ISL54227IRUZ-T7A (Notes 2, 4) U1 ISL54227IRTZ (Note 3) ISL54227IRTZ-T (Notes 2, 3) ISL54227IRTZEVAL1Z NOTES: 4227 4227 Evaluation Board
2. Please refer to TB347 for details on reel specifications. 3. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 4. These Intersil Pb-free plastic packaged products employ special Pb-free material sets; molding compounds/die attach materials and NiPdAu plate - e4 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations. Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 5. For Moisture Sensitivity Level (MSL), please see device information page for ISL54227. For more information on MSL please see techbrief TB363.
3
FN7593.0 July 2, 2010
ISL54227
Absolute Maximum Ratings
VDD to GND . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 6.5V VDD to COMx. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10.5V COMx to Dx . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .8.6V Input Voltages D+, D- . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to 6.5V COM+, COM- . . . . . . . . . . . . . . . . . . . . . . . -5V to 6.5V OE, LP . . . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3 to 6.5V Continuous Current (COM-/D-, COM+/D+) . . . . . . . 40mA Peak Current (COM-/D-, COM+/D+) (Pulsed 1ms, 10% Duty Cycle, Max) . . . . . . . . . 100mA ESD Rating: Human Body Model (Tested per JESD22-A114-F). . . . >2kV Machine Model (Tested per JESD22-A115-A) . . . . . . >150V Charged Device Model (Tested per JESD22-C101-D) . >2kV Latch-up (Tested per JEDEC; Class II Level A) . . . . at +85C
Thermal Information
Thermal Resistance (Typical) JA (C/W) JC (C/W) 10 Ld TQFN Package (Note 6, 9) . 210 165 10 Ld TDFN Package (Notes 7, 8). . 58 22 Maximum Junction Temperature (Plastic Package). . +150C Maximum Storage Temperature Range. . . . . -65C to +150C Pb-Free Reflow Profile . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp
Normal Operating Conditions
Temperature Range . . . . . . . . . . . . . . . . . VDD Supply Voltage Range . . . . . . . . . . . . Logic Control Input Voltage . . . . . . . . . . . Analog Signal Range, VDD = 2.7V to 5.25V . . . . -40C to +85C . 2.7V to 5.25V . . . 0V to 5.25V . . . . 0V to 3.6V
CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty.
NOTES: 6. JA is measured with the component mounted on a high effective thermal conductivity test board in free air. See Tech Brief TB379 for details. 7. JA is measured in free air with the component mounted on a high effective thermal conductivity test board with "direct attach" features. See Tech Brief TB379. 8. For JC, the "case temp" location is the center of the exposed metal pad on the package underside. 9. For JC, the "case temp" location is taken at the package top center.
Electrical Specifications - 2.7V to 5.25V Supply
Test Conditions: VDD = +3.3V, GND = 0V, VLP = GND, VOEH = 1.4V, VOEL = 0.5V, (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, -40C to +85C. PARAMETER TEST CONDITIONS TEMP MIN MAX (C) (Notes 11, 12) TYP (Notes 11, 12) UNITS
ANALOG SWITCH CHARACTERISTICS ON-Resistance, rON (High-Speed) VDD = 2.7V, OE = 1.4V, IDx = 17mA, VCOM+ or VCOM- = 0V to 400mV (see Figure 2, Note 15) 25 Full 25 Full 25 Full +25 Full 25 Full 25 Full 25 25 25 -20 -9 -12 3.5 0.2 0.26 6.8 1 30 5 7 0.45 0.55 1 1.2 17 22 20 9 12 11 22 1 nA nA A A A A A
rON Matching Between VDD = 2.7V, OE = 1.4V, IDx = 17mA, Channels, rON (High-Speed) VCOM+ or VCOM- = Voltage at max rON, (Notes 14, 15) rON Flatness, RFLAT(ON) (High-Speed) ON-Resistance, rON VDD = 2.7V, OE = 1.4V, IDx = 17mA, VCOM+ or VCOM- = 0V to 400mV, (Notes 13, 15) VDD = 3.3V, OE = 1.4V, ICOMx = 17mA, VCOM+ or VCOM- = 3.3V (see Figure 2, Note 15) VDD = 5.25V, OE = 0V, VDx = 0.3V, 3.3V, VCOMX = 3.3V, 0.3V
OFF Leakage Current, IDx(OFF)
ON Leakage Current, IDx(ON) VDD = 5.25V, OE = 5.25V, VDx = 0.3V, 3.3V, VCOMX = 0.3V, 3.3V Power OFF Leakage Current, ICOM+, ICOMVDD = 0V, VCOM+ = 5.25V, VCOM- = 5.25V, OE = 0V
Power OFF Logic Current, IOE VDD = 0V, OE = 5.25V Power OFF D+/D- Current, ID+, IDVDD = 0V, OE = VDD, VD+ = VD- = 5.25V
4
FN7593.0 July 2, 2010
ISL54227
Electrical Specifications - 2.7V to 5.25V Supply
Test Conditions: VDD = +3.3V, GND = 0V, VLP = GND, VOEH = 1.4V, VOEL = 0.5V, (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, -40C to +85C. (Continued) PARAMETER Overvoltage Protection Detection Positive Fault-Protection Trip Threshold, VPFP VDD = 2.7V to 5.25V, OE = VDD (See Table 1 on page 2) 25 25 25 3.62 -0.6 3.8 -0.45 102 3.95 -0.29 V V ns TEST CONDITIONS TEMP MIN MAX (C) (Notes 11, 12) TYP (Notes 11, 12) UNITS
Negative Fault-Protection Trip VDD = 2.7V to 5.25V, OE = VDD Threshold, VNFP (See Table 1 on page 2) OFF Persistance Time Fault Protection Response Time Negative OVP Response: VDD = 2.7V, SEL = 0V or VDD, OE/ALM = VDD, VDx = 0V to -5V, RL = 1.5k Positive OVP Response: VDD = 2.7V, SEL = 0V or VDD, OE/ALM = VDD, VDx = 0V to 5.25V, RL = 1.5k ON Persistance Time Fault Protection Recovery Time VDD = 2.7V, OE = VDD, VDx = 0V to 5.25V or 0V to -5V, RL = 1.5k
25
-
2
s
25
-
45
s
DYNAMIC CHARACTERISTICS Turn-ON Time, tON Turn-OFF Time, tOFF Skew, (tSKEWOUT - tSKEWIN) VDD = 3.3V, VINPUT = 3V, RL = 50, CL = 50pF (see Figure 1) VDD = 3.3V, VINPUT = 3V, RL = 50, CL = 50pF (see Figure 1) VDD = 3.3V, OE = 3.3V, RL = 45, CL = 10pF, tR = tF = 500ps at 480Mbps, (Duty Cycle = 50%) (see Figure 5) VDD = 3.3V, OE = 3.3V, RL = 45, CL = 10pF, (see Figure 5) VDD = 3.3V, RL = 50, f = 240MHz (see Figure 4) VDD = 3.3V, OE = 0V, RL = 50, f = 240MHz Signal = 0dBm, 0.86VDC offset, RL = 50 f = 1MHz, VDD = 3.3V, LP = 0V, OE = 0V (see Figure 3) f = 1MHz, VDD = 3.3V, LP = 0V, OE = 3.3V, (see Figure 3) f = 240MHz, VDD = 3.3V, LP = 0V, OE = 3.3V 25 25 25 160 60 50 ns ns ps
Rise/Fall Degradation (Propagation Delay), tPD Crosstalk OFF-Isolation -3dB Bandwidth OFF Capacitance, COFF COM ON Capacitance, C(ON) COM ON Capacitance, C(ON)
25 25 25 25 25 25 25
-
250 -39 -23 790 2.5 4 2
-
ps dB dB MHz pF pF pF
POWER SUPPLY CHARACTERISTICS Power Supply Range, VDD Positive Supply Current, IDD VDD = 5.25V, OE = 5.25V, LP = GND Full 25 Full Positive Supply Current, IDD VDD = 3.6V, OE = 3.6V, LP = GND 25 Full Positive Supply Current, IDD (Low Power State) VDD = 3.6V, OE = 0V, LP = VDD 25 Full 2.7 45 23 5 5.25 56 59 30 34 6 10 V A A A A A A
5
FN7593.0 July 2, 2010
ISL54227
Electrical Specifications - 2.7V to 5.25V Supply
Test Conditions: VDD = +3.3V, GND = 0V, VLP = GND, VOEH = 1.4V, VOEL = 0.5V, (Note 10), Unless Otherwise Specified. Boldface limits apply over the operating temperature range, -40C to +85C. (Continued) PARAMETER Positive Supply Current, IDD TEST CONDITIONS VDD = 4.3V, OE = 2.6V, LP = GND TEMP MIN MAX (C) (Notes 11, 12) TYP (Notes 11, 12) UNITS 25 Full Positive Supply Current, IDD VDD = 3.6V, OE = 1.4V, LP = GND 25 Full DIGITAL INPUT CHARACTERISTICS Input Voltage Low, VOEL, VLPL VDD = 2.7V to 3.6V Input Voltage High, VOEH, VLPH VDD = 2.7V to 3.6V Full Full Full Full Full Full Full Full 1.4 1.7 2.0 -8.2 1.4 0.5 0.7 0.8 V V V V V V nA A 35 25 45 50 32 38 A A A A
Input Voltage Low, VOEL, VLPL VDD = 3.7V to 4.2V Input Voltage High, VOEH, VLPH VDD = 3.7V to 4.2
Input Voltage Low, VOEL, VLPL VDD = 4.3V to 5.25V Input Voltage High, VOEH, VLPH Input Current, IOEL, ILPL Input Current, IOEH, ILPH NOTES: VDD = 4.3V to 5.25V VDD = 5.25V, OE = 0V, LP = 0V VDD = 5.25V, OE = 5.25V, LP = 5.25V, 4M Pull-down
10. VLOGIC = Input voltage to perform proper function. 11. The algebraic convention, whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet. 12. Parameters with MIN and/or MAX limits are 100% tested at +25C, unless otherwise specified. Temperature limits established by characterization and are not production tested. 13. Flatness is defined as the difference between maximum and minimum value of ON-resistance over the specified analog signal range. 14. rON matching between channels is calculated by subtracting the channel with the highest max rON value from the channel with lowest max rON value. 15. Limits established by characterization and are not production tested.
6
FN7593.0 July 2, 2010
ISL54227
Test Circuits and Waveforms
VDD LOGIC INPUT 50% 0V tOFF SWITCH INPUT VINPUT 90% SWITCH OUTPUT 0V tON VOUT 90% VIN VINPUT SWITCH INPUT COMx OE GND RL 50 CL 50pF Dx VOUT tr < 20ns tf < 20ns VDD C
Logic input waveform is inverted for switches that have the opposite logic sense.
Repeat test for all switches. CL includes fixture and stray capacitance. RL ----------------------V OUT = V (INPUT) R + r L ON FIGURE 1B. TEST CIRCUIT
FIGURE 1A. MEASUREMENT POINTS FIGURE 1. SWITCHING TIMES
VDD C
rON = V1/17mA
COMx
VHSDX V1 17mA OE VDD
Dx
GND
Repeat test for all switches.
FIGURE 2. rON TEST CIRCUIT
VDD C VDD C
COMx
SIGNAL GENERATOR OE 0V OR VDD GND ANALYZER RL
COM+
D+
50
IMPEDANCE ANALYZER Dx
OE VIN
DGND
COM-
NC
Repeat test for all switches. Signal direction through switch is reversed, worst case values are recorded. Repeat test for all switches.
FIGURE 3. CAPACITANCE TEST CIRCUIT
FIGURE 4. CROSSTALK TEST CIRCUIT
7
FN7593.0 July 2, 2010
ISL54227
Test Circuits and Waveforms (Continued)
VDD tri 90% DIN+ DIN10% 50% tskew_i 90% 50% 10% tfi tro 90% OUT+ OUT10% 50% tskew_o 90% tf0 50% 10% GND |tro - tri| Delay Due to Switch for Rising Input and Rising Output Signals. |tfo - tfi| Delay Due to Switch for Falling Input and Falling Output Signals. |tskew_0| Change in Skew through the Switch for Output Signals. |tskew_i| Change in Skew through the Switch for Input Signals. DINDIN+ 143 15.8 143 COM+ D+ CL VDD 15.8 OE COMDCL OUT+ 45 OUT45 C
FIGURE 5A. MEASUREMENT POINTS FIGURE 5. SKEW TEST
FIGURE 5B. TEST CIRCUIT
Application Block Diagram
3.3V
500 VDD ALM INT 3.6V VBUS USB CONNECTOR >1M COMOVP DET COM+ LOGIC CONTROL 4M DLP OE 4M DUSB HIGH-SPEED OR FULL-SPEED TRANSCEIVER CONTROLLER
D+ GND
D+
ISL54227
GND
PORTABLE MEDIA DEVICE
8
FN7593.0 July 2, 2010
ISL54227
Detailed Description
The ISL54227 device is a dual single pole/single throw (SPST) analog switch configured as a DPST that operates from a single DC power supply in the range of 2.7V to 5.25V. It was designed for switching a USB high-speed or full-speed source in portable battery powered products. It is offered in small TQFN and TDFN packages for use in MP3 players, cameras, PDAs, cellphones, and other personal media players. The part consists of two 3.5 high-speed SPST switches. These switches have high bandwidth and low capacitance to pass USB high-speed (480Mbps) differential data signals with minimal edge and phase distortion. They can also swing from 0V to 3.6V to pass USB full speed (12Mbps) differential data signals with minimal distortion. The device has a single logic control pin (OE) to open and close the two SPST switches. The part has an LP control pin to put the part in a low power state. The part contains special over voltage protection (OVP) circuitry on the COM+ and COM- pins. This circuitry acts to open the SPST switches when the part senses a voltage on the COM pins that is >3.8V (typ) or < -0.45V (typ). It isolates voltages up to 5.25V and down to -5V from getting through to the other side of the switches (D-, D+) to protect the USB down-stream transceiver connected at the D+ and D- pins. It has an alarm (ALM) interrupt output to indicate when the device has detected and entered the OTV state. This output can be monitored by a Controller to indicate a fault condition to the system. The part has charger port interrupt detection circuitry (CP) on the COM pins that outputs a Low on the INT pin to inform the Controller or power management circuitry when entering a dedicated charging port mode of operation. The charger mode operation is initiated by driving the OE pin Low and externally connecting the COM pins together which pulls the COM lines High, triggering the INT pin to go Low and the SPST switches to open. The ISL54227 was designed for MP3 players, cameras, cellphones, and other personal media player applications that need to switch a high-speed or full-speed transceiver source. See this functionality in the "Application Block Diagram" on page 8. A detailed description of the SPST switches is provided in the following section.
between the switches over this signal range is only 0.2, ensuring minimal impact by the switches to USB high speed signal transitions. As the signal level increases, the rON switch resistance increases. At signal level of 3.3V, the switch resistance is nominally 6.8. See Figures 9, 10, 11, 12, 13, 14 in the "Typical Performance Curves" beginning on page 11. The Dx switches were specifically designed to pass USB 2.0 high-speed (480Mbps) differential signals in the range of 0V to 400mV. They have low capacitance and high bandwidth to pass the USB high-speed signals with minimum edge and phase distortion to meet USB 2.0 high speed signal quality specifications. See Figure 15 in the "Typical Performance Curves" on page 13 for USB High-speed Eye Pattern taken with switch in the signal path. The Dx switches can also pass USB full-speed signals (12Mbps) in the range of 0V to 3.6V with minimal distortion and meet all the USB requirements for USB 2.0 full-speed signaling. See Figure 16 in the "Typical Performance Curves" on page 14 for USB Full-speed Eye Pattern taken with switch in the signal path. The switches are active (turned ON) whenever the OE voltage is logic "1"(High) and the LP voltage is logic "0" (Low) and OFF when the OE voltage is logic "0" (Low) and the LP voltage is logic "0" (Low) or logic "1" (High). OVERVOLTAGE PROTECTION (OVP) The maximum normal operating signal range for the Dx switches is from 0V to 3.6V. For normal operation the signal voltage should not be allow to exceed these voltage levels or go below ground by more than -0.3V. However, in the event that a positive voltage >3.8V (typ) to 5.25V, such as the USB 5V VBUS voltage, gets shorted to one or both of the COM+ and COM- pins or a negative voltage <-0.45V (typ) to -5V gets shorted to one or both of the COM pins, the ISL54227 has OVP circuitry to detect the over voltage condition and open the SPST switches to prevent damage to the USB down-stream transceiver connected at the signal pins (D-, D+). The OVP and power-off protection circuitry allows the COM pins (COM-, COM+) to be driven up to 5.25V while the VDD supply voltage is in the range of 0V to 5.25V. In this condition, the part draws <100A of ICOMx and IDD current and causes no stress to the IC. In addition the SPST switches are OFF and the fault voltage is isolated from the other side of the switch. The part has an alarm (ALM) interrupt output to indicate when the device has detected and entered the OTV state. This output can be monitored by a Controller to indicate a fault condition to the system. External VDD Series Resistor to Limit IDD Current during Negative OVP Condition A 100 to 1k resistor in series with the VDD pin (see Figure 6) is required to limit the IDD current draw from the system power supply rail during a negative OVP fault event.
FN7593.0 July 2, 2010
High-Speed (Dx) SPST Switches
The Dx switches are bi-directional switches that can pass USB high-speed and USB full-speed signals when VDD is in the range of 2.7V to 5.25V. When powered with a 2.7V supply, these switches have a nominal rON of 3.5 over the signal range of 0V to 400mV with a rON flatness of 0.26. The rON matching 9
ISL54227
With a negative -5V fault voltage at both com pins, the graph in Figure 7 shows the IDD current draw for different external resistor values for supply voltages of 2.7V, 3.6V, and 5.25V. Note: With a 500 resistor the current draw is limited to around 5mA. When the negative fault voltage is removed the IDD current will return to it's normal operation current of 25A to 45A. The series resistor also provides improved ESD and latch-up immunity. During an overvoltage transient event (such as occurs during system level IEC 61000 ESD testing), substrate currents can be generated in the IC that can trigger parasitic SCR structures to turn ON, creating a low impedance path from the VDD power supply to ground. This will result in a significant amount of current flow in the IC, which can potentially create a latch-up state or permanently damage the IC. The external VDD resistor limits the current during this overstress situation and has been found to prevent latchup or destructive damage for many overvoltage transient events. Under normal operation, the low microamp IDD current of the IC produces an insignificant voltage drop across the series resistor resulting in no impact to switch operation or performance.
VSUPPLY C PROTECTION RESISTOR 100 TO 1k COM+ -5V FAULT VOLTAGE COMOE OVP VDD
CHARGER PORT DETECTION
VSUPPLY VBUS
USB CONNECTOR
POWER MANAGEMENT BATTERY CHARGER CIRCUITRY "LOW" TO INDICATE CHARGER CONNECTED USB TRANCEIVER
C
BATTERY CHARGER 200
D+ COM+ VDD DCHG DET COMLOGIC OE LP GND
D+ DALM INT
GND
OE = "0" OR TRI-STATE
P
FIGURE 8. CHARGER PORT DETECTION
The ISL54227 has special charger port detection circuitry that monitors the voltage at the com pins to detect when a battery charger has been connected into the USB port (see Figure 8). When the battery charger is connected into the USB connector, it shorts the COM+ and COM- pins together. The shorting of the pins is sensed by the ISL54227 IC and it pulls the COM+ and COM- lines high and as long as the OE = "0" or is tri-stated by the P, it will drive its INT logic output "Low" to tell the power management circuitry that a battery charger is connected at the port and not a USB host transceiver. The power management circuitry will then use the USB connector VBUS line to charge the battery.
IDD D+ DALM GND INT LOW TO INDICATE OVP
LOGIC LP
ISL54227 Operation
The following will discuss using the ISL54227 shown in the "Application Block Diagram" on page 8.
FIGURE 6. VDD SERIES RESISTOR TO LIMIT IDD CURRENT DURING NEGATIVE OVP AND FOR ENHANCED ESD AND LATCH-UP IMMUNITY
POWER The power supply connected at the VDD pin provides the DC bias voltage required by the ISL54227 part for proper operation. The ISL54227 can be operated with a VDD voltage in the range of 2.7V to 5.25V. For lowest power consumption you should use the lowest VDD supply. A 0.01F or 0.1F decoupling capacitor should be connected from the VDD pin to ground to filter out any power supply noise from entering the part. The capacitor should be located as close to the VDD pin as possible. In a typical application, VDD will be in the range of 2.8V to 4.3V and will be connected to the battery or LDO of the portable media device.
25 VCOM+ = VCOM- = -5V 20 IDD (mA) 15 10 5 0 100 3.6V 5.25V
2.7V
200
300
400
500 600 700 RESISTOR ()
800
900 1k
LOGIC CONTROL The state of the ISL54227 device is determined by the voltage at the OE pin, LP pin, and the signal voltage at the COM pins. Refer to "Truth Table" on page 2.
FN7593.0 July 2, 2010
FIGURE 7. NEGATIVE OVP IDD CURRRENT vs RESISTOR VALUE vs VSUPPLY
10
ISL54227
The OE and LP pins are internally pulled low through a 4M resistor to ground and can be tri-stated or left floating. The ISL54227 is designed to minimize IDD current consumption when the logic control voltage is lower than the VDD supply voltage. With VDD = 3.6V and the OE logic pin is at 1.4V the part typically draws only 25A. With VDD = 4.3V and the OE logic pin is at 2.6V the part typically draws only 35A. Driving the logic pin to the VDD supply rail minimizes power consumption. The OE and LP pin can be driven with a voltage higher than the VDD supply voltage. It can be driven up to 5.25V with a VDD supply in the range of 2.7V to 5.25V.
TABLE 2. LOGIC CONTROL VOLTAGE LEVELS VDD SUPPLY RANGE 2.7V to 3.6V LOGIC = "0" (LOW) OE 0.5V or floating 0.7V or floating 0.8V or floating LP 0.5V or floating 0.7V or floating 0.8V or floating LOGIC = "1" (HIGH) OE 1.4V LP 1.4V
draws only 10A (max) of current across the operating temperature range. Normal Operation Mode With a signal level in the range of 0V to 3.6V and with the LP pin = Logic "0" the switches will be ON when the OE pin = Logic "1" and will be OFF (high impedance) when the OE pin = Logic "0".
USB 2.0 VBUS Short Requirments
The USB specification in section 7.1.1 states a USB device must be able to withstand a VBUS short (4.4V to 5.25V) or a -1V short to the D+ or D- signal lines when the device is either powered off or powered on for at least 24 hours. The ISL54227 part has special power-off protection and OVP detection circuitry to meet these short circuit requirements. This circuitry allows the ISL54227 to provide protection to the USB down-stream transceiver connected at its signal pins (D-, D+) to meet the USB specification short circuit requirements. The power-off protection and OVP circuitry allows the COM pins (COM-, COM+) to be driven up to 5.25V or down to -5V while the VDD supply voltage is in the range of 0V to 5.25V. In these overvoltage conditions with a 500 external VDD resistor the part draws <55A of current into the COM pins and causes no stress/damage to the IC. In addition all switches are OFF and the shorted VBUS voltage will be isolated from getting through to the other side of the switch channels, thereby protecting the USB transceiver.
3.7V to 4.2V
1.7V
1.7V
4.3V to 5.25V
2.0V
2.0V
Low Power Mode If the OE pin = Logic "0", and the LP pin = Logic "1" the switches will turn OFF (high impedance) and the part will be put in a low power mode. In this mode the part
Typical Performance Curves
3.4 ICOM = 17mA 3.3 2.7V
TA = +25C, Unless Otherwise Specified
16 14 12 ICOM = 17mA
rON ()
rON ()
3.2
3.0V 3.3V
10 8 6 4 2 0 0 0.6 1.2 1.8 VCOM (V) 5.25V 2.4 3.0V
2.7V
3.1
3.6V 4.3V 5.25V
3.0
3.3V
2.9
0
0.1
0.2 VCOM (V)
0.3
0.4
3.0
3.6
FIGURE 9. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE
FIGURE 10. ON-RESISTANCE vs SUPPLY VOLTAGE vs SWITCH VOLTAGE
11
FN7593.0 July 2, 2010
ISL54227
Typical Performance Curves
4.5 4.0 +85C 3.5 rON () V+ = 2.7V ICOM = 17mA
TA = +25C, Unless Otherwise Specified (Continued)
18 V+ = 2.7V 16 ICOM = 17mA 14 12 rON ()
3.0 2.5 2.0 1.5 0
+25C
10 8 6 4 2 -40C +85C +25C
-40C
0.1
0.2 VCOM (V)
0.3
0.4
0
0
0.5
1.0
1.5 2.0 VCOM (V)
2.5
3.0
3.5
FIGURE 11. ON-RESISTANCE vs SWITCH VOLTAGE
FIGURE 12. ON-RESISTANCE vs SWITCH VOLTAGE
4.0 +85C 3.5
9 8 7 6 V+ = 3.3V ICOM = 17mA
rON ()
3.0
+25C
rON ()
5 4
+85C +25C
2.5 V+ = 3.3V ICOM = 17mA 2.0 0 0.1
-40C
3 2
-40C
0.2 VCOM (V)
0.3
0.4
1
0
0.5
1.0
1.5
2.0
2.5
3.0
3.6
VCOM (V)
FIGURE 13. ON-RESISTANCE vs SWITCH VOLTAGE
FIGURE 14. ON-RESISTANCE vs SWITCH VOLTAGE
12
FN7593.0 July 2, 2010
ISL54227
Typical Performance Curves
TA = +25C, Unless Otherwise Specified (Continued)
VDD = 3.3V
VOLTAGE SCALE (0.1V/DIV)
TIME SCALE (0.2ns/DIV)
FIGURE 15. EYE PATTERN: 480Mbps WITH USB SWITCHES IN THE SIGNAL PATH
13
FN7593.0 July 2, 2010
ISL54227
Typical Performance Curves
VDD = 3.3V
TA = +25C, Unless Otherwise Specified (Continued)
VOLTAGE SCALE (0.5V/DIV)
TIME SCALE (10ns/DIV)
FIGURE 16. EYE PATTERN: 12Mbps WITH USB SWITCHES IN THE SIGNAL PATH
0.0
5.0 4.5
-0.5 IOH CURRENT (mA)
VDD = 3.3V IOL CURRENT (mA)
4.0 3.5 3.0 2.5 2.0 1.5 1.0 0.5
VDD = 5.25V
-1.0
-1.5 VDD = 5.25V -2.0
VDD = 3.3V
-2.5
0
1
2
3
4
5
0.0
0
1
2
3
4
5
VOH VOLTAGE (V)
VOL VOLTAGE (V)
FIGURE 17. IOH vs VOH vs VDD for INT and ALM
FIGURE 18. IOL vs VOL vs VDD for INT and ALM
14
FN7593.0 July 2, 2010
ISL54227
Typical Performance Curves
1 0 NORMALIZED GAIN (dB) -1 -2 -3 -4
TA = +25C, Unless Otherwise Specified (Continued)
-10 -20 NORMALIZED GAIN (dB) -30 -40 -50 -60 -70 -80 -90 RL = 50 VIN = 0dBm, 0.2VDC BIAS
RL = 50 VIN = 0dBm, 0.86VDC BIAS
-100 1M 10M 100M 1G -110 0.001 0.01 0.1 1M 10M 100M 500M
FREQUENCY (Hz)
FREQUENCY (Hz)
FIGURE 19. FREQUENCY RESPONSE
-10 -20 -30
NORMALIZED GAIN (dB)
FIGURE 20. OFF-ISOLATION
RL = 50 VIN = 0dBm, 0.2VDC BIAS
Die Characteristics
SUBSTRATE AND TDFN THERMAL PAD POTENTIAL (POWERED UP):
-40 -50 -60 -70 -80 -90
GND
TRANSISTOR COUNT:
1297
PROCESS:
Submicron CMOS
-100 -110 0.001 0.01 0.1 1M 10M 100M 500M
FREQUENCY (Hz)
FIGURE 21. CROSSTALK
15
FN7593.0 July 2, 2010
ISL54227
Revision History
The revision history provided is for informational purposes only and is believed to be accurate, but not warranted. Please go to web to make sure you have the latest Rev. DATE 7/2/10 REVISION FN7593.0 Initial Release. CHANGE
Products
Intersil Corporation is a leader in the design and manufacture of high-performance analog semiconductors. The Company's products address some of the industry's fastest growing markets, such as, flat panel displays, cell phones, handheld products, and notebooks. Intersil's product families address power management and analog signal processing functions. Go to www.intersil.com/products for a complete list of Intersil product families. *For a complete listing of Applications, Related Documentation and Related Parts, please see the respective device information page on intersil.com: ISL54227 To report errors or suggestions for this datasheet, please go to www.intersil.com/askourstaff FITs are available from our website at http://rel.intersil.com/reports/search.php
For additional products, see www.intersil.com/product_tree Intersil products are manufactured, assembled and tested utilizing ISO9000 quality systems as noted in the quality certifications found at www.intersil.com/design/quality
Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.
For information regarding Intersil Corporation and its products, see www.intersil.com 16
FN7593.0 July 2, 2010
ISL54227
Package Outline Drawing
L10.1.8x1.4A
10 LEAD ULTRA THIN QUAD FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 3/10
1.80 B 1 10 0.50 A 6 PIN #1 ID 1 2 3
9 X 0.40 10X 0.20 4 0.10 M C A B 0.05 M C
1.40
6 PIN 1 INDEX AREA
0.70 8 0.10 2X TOP VIEW 7 6X 0.40 BOTTOM VIEW 6 5 4X 0.30
SEE DETAIL "X" 0.10 C MAX. 0.55 (9 X 0.60) 1 (10X 0.20) 3 10 (0.70) SIDE VIEW SEATING PLANE 0.08 C C
(4X 0.30)
8 5 6 7 (6X 0.40) TYPICAL RECOMMENDED LAND PATTERN
(0.70) C 0 .1 27 REF
PACKAGE OUTLINE
0-0.05 DETAIL "X"
NOTES: 1. 2. 3. 4. Dimensions are in millimeters. Dimensions in ( ) for Reference Only. Dimensioning and tolerancing conform to ASME Y14.5m-1994. Unless otherwise specified, tolerance : Decimal 0.05 Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip. 5. 6. JEDEC reference MO-255. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
17
FN7593.0 July 2, 2010
ISL54227
Package Outline Drawing
L10.3x3A
10 LEAD THIN DUAL FLAT NO-LEAD PLASTIC PACKAGE Rev 5, 3/10
3.00 A 6 PIN 1 INDEX AREA 6 PIN 1 INDEX AREA 1 2.0 REF 8X 0.50 BSC 5 10X 0 . 30
B
3.00
1.50
0.15
(4X) 10 5
0.10 M C A B 0.05 M C 4 10 X 0.25
TOP VIEW 2.30 ( 2.30 ) BOTTOM VIEW
0 .80 MAX
SEE DETAIL "X" 0.10 C C
(2.90)
(1.50) SIDE VIEW (10 X 0.50) 0 . 2 REF
SEATING PLANE 0.08 C
5
( 8X 0 .50 ) ( 10X 0.25 ) TYPICAL RECOMMENDED LAND PATTERN NOTES: 1. 2. 3. 4.
C
0 . 00 MIN. 0 . 05 MAX. DETAIL "X"
Dimensions are in millimeters. Dimensions in ( ) for Reference Only. Dimensioning and tolerancing conform to ASME Y14.5m-1994. Unless otherwise specified, tolerance : Decimal 0.05 Angular 2.50 Dimension applies to the metallized terminal and is measured between 0.15mm and 0.30mm from the terminal tip.
5. 6.
Tiebar shown (if present) is a non-functional feature. The configuration of the pin #1 identifier is optional, but must be located within the zone indicated. The pin #1 identifier may be either a mold or mark feature.
7.
Compliant to JEDEC MO-229-WEED-3 except exposed pad length (2.30mm).
18
FN7593.0 July 2, 2010

▲Up To Search▲

Price & Availability of ISL5422710

	To Download ISL5422710 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .